

KTU BTECH S3 SYLLABUS

CST203 LOGIC SYSTEM DESIGN (2019 SCHEME) Syllabus

Module I

Number systems, Operations & Codes

Decimal, Binary, Octal and Hexadecimal Number Systems- Number Base Conversions. Addition, Subtraction, Multiplication and Division of binary numbers. Representation of negative numbers- Complements, Subtraction with complements. Addition and subtraction of BCD, Octal and Hexadecimal numbers. Binary codes- Decimal codes, Error detection codes, Reflected code, Character coding schemes – ASCII, EBCDIC.

Module II

Boolean Algebra

Postulates of Boolean Algebra. Basic theorems and Properties of Boolean Algebra. Boolean Functions - Canonical and Standard forms. Simplification of Boolean Functions- Using Karnaugh- Map Method (upto five variables), Don't care conditions, Product of sum simplification, Tabulation Method. Digital Logic Gates- Implementation of Boolean functions using basic and universal gates.

Module III Crafting Your Engineering Success Story

Combinational Logic Circuits

Design Procedure & Implementation of combinational logic circuits- Binary adders and subtractors, Binary Parallel adder, Carry look ahead adder, BCD adder, Code converter, Magnitude comparator, Decoder, Demultiplexer, Encoder, Multiplexer, Parity generator/ Checker.

Module IV

Sequential logic circuits:

Flip-flops- SR, JK, T and D. Triggering of flip-flops- Master slave flip- flops, Edgetriggered flip- flops. Excitation table and characteristic equation. Registers- register with parallel load. Counter design: Asynchronous counters- Binary and BCD counters, timing sequences and state diagrams. Synchronous counters- Binary Up- down counter, BCD counter.



KTU BTECH S3 SYLLABUS

Module V

Shift registers

Shift registers – Serial In Serial Out, Serial In Parallel Out, Bidirectional Shift Register with Parallel load. Ring counter. Johnson counter- timing sequences and state diagrams. Arithmetic algorithms

Algorithms for addition and subtraction of binary numbers in signed magnitude and 2's complement representations. Algorithm for addition and subtraction of BCD numbers.

Representation of floating point numbers, Algorithm for addition and subtraction of floating point numbers.

Programmable Logic devices ROM. Programmable Logic Array(PLA) - Implementation of simple circuits using PLA.

Text Books:

I. M. Morris Mano, Digital Logic & Computer Design, 4/e, Pearson Education, 2013

2. Thomas L Floyd, Digital Fundamentals, 10/e, Pearson Education, 2009.

3. M. Morris Mano, Computer System Architecture, 3/e, Pearson Education, 2007.

Reference Books:

I. M. Morris Mano, Michael D Ciletti , Digital Design With An Introduction to the Verilog HDL, S/e, Pearson Education, 2013.

2. Donald D Givone, Digital Principles and Design, Tata McGraw Hill, 2003